Comparative Study and Mathematical Modeling of Power Dissipation in 6-Transistor SRAM and 7-Transistor SRAM

نویسندگان

  • Seema Verma
  • Pooja Srivastava
  • Smriti Nanda
  • Jayati Vyas
  • Bharti Sharma
چکیده

In this paper, we have proposed the concept of 7Transistor SRAM. 7-Transistor SRAM has been designed to provide an interface with CPU and to replace DRAM in systems that require very low power consumption. The feature of 7Transistor SRAM like low power consumption and leakage current have been analyzed with 45nm technology. The comparative study and mathematical modeling have been proposed for 6-Transistor SRAM and 7-Transistor SRAM with the help of various performance parameters like Aspect Ratio, Area and Delay Considerations. KeywordsSRAM, 6-Transistor SRAM, 7-Transistor SRAM and Leakage Current.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Calculation of Power Consumption in 7 Transistor Sram Cell Using Cadence Tool

In this paper a new 7T SRAM is proposed. CMOS SRAM Cell is very less power consuming and have very less read and write time. In proposed SRAM an additional write bit line balancing circuitry is added in 6T SRAM for power reduction. A seven Transistor (7T) cell at 45 nm Technology is proposed to accomplish improvement in stability, power dissipation and performance compared with previous designs...

متن کامل

A Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability

This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided  by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...

متن کامل

New Low-Power and High-Speed 9T SRAM cell in Dynamic Domino Logic

This study presents the design of low power 9T SRAM cell using dynamic domino logic to achieve low power dissipation. The internal structure of the proposed 9T SRAM has cross coupled dynamic inverters which periodically updates the internal node voltage levels which, increase the read and write stability of the circuit. The SRAM design also has charge keeper transistor which resolves the proble...

متن کامل

Memristor 1T-SRAM with Adiabatic Driving

This paper proposes a novel adiabatic static random access memory (SRAM) using memristor. The proposed SRAM which is a sinusoidal driving consists of one NMOS transistor and one memristor (i.e. 1T1M type). The proposed SRAM also is driven by an optimal voltage resulting in a decrease of energy dissipation. From SPICE simulation results, we show that the energy dissipation of proposed 1T1M-SRAM ...

متن کامل

Super-Threshold Adiabatic SRAM Based On PAL-2N Operating In Medium Strong Inversion Region

The SRAM (static random access memory) extensively used in computers, embedding hardware, and other digital systems is a main source of power dissipations. In order to reduce the increasing power dissipation of the SRAM, a low-power adiabatic SRAM is introduced. The proposed SRAM is realized by PAL-2N (pass-transistor adiabatic logic with NMOS pull-down configuration) to reduce its dynamic ener...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015